verify
Name
verify -- creates a listing file for each pass of the assembler
Description
VERIFY causes an output listing to be generated during each
pass of the assembler. This is mainly used to examine the
effect of multi-pass optimization or to determine how phase
errors occurred.